Substrate Interconnects Noise Immunity and Electro-Thermal Analysis in Bulk Silicon Technology for Three-dimensional Circuits
Substrate Interconnects Noise Immunity and Electro-Thermal Analysis in Bulk Silicon Technology for Three-dimensional Circuits
Details
- OL Work ID
- OL25749933W
Subjects
Electronic circuit design