Logic Minimization Algorithms for VLSI Synthesis
Logic Minimization Algorithms for VLSI Synthesis
Robert K. Brayton
Details
OL Work ID
OL19884529W
Subjects
Mathematics
Computer engineering
Computer-aided design
Computer science
Find this book
Open Library