2 works on record
Logic Synthesis and Verification
Proceedings of the 51st Annual Design Automation Conference