2 works on record
Design Automation for Timing-Driven Layout Synthesis
Layout Optimization in VLSI Design